Home / Papers / Very-large-scale integration circuit (vlsi) formal verification platform and method

Very-large-scale integration circuit (vlsi) formal verification platform and method

88 Citations2016
张永照, 童元满, 李仁刚
journal unavailable

The verification platform and method use perl to realize the processing of a result, realize the automatic iterative verification of unmatch points, respectively manage a source code of each module to be verified and Lib, and greatly reduce the consumption of a reading time.

Abstract

A very-large-scale integration circuit (VLSI) formal verification platform and method. The verification platform comprises the components of a variable setting script, a Lib reading script, a DUT reading script, an Env setting script and a Report setting script. The verification platform further comprises a match/unmatch point extraction script for processing an output result of the verification platform. The verification platform and method use perl to realize the processing of a result, realize the automatic iterative verification of unmatch points, respectively manage a source code of each module to be verified and Lib, and greatly reduce the consumption of a reading time.