login
Home / Papers / Low power designing in VLSI chips

Low power designing in VLSI chips

3 Citations2015
Navneesh Singh Malhotra
2015 International Conference on Advances in Computer Engineering and Applications

The various causes of power dissipation in VLSI chips are discussed, and all the strategies and methodologies that can be applied for low power designing are reviewed.

Abstract

Reducing power consumption is an indispensible subject in today's world. In today's scenario, reducing power consumption is the key challenge. The increasing need and usage of portable devices such as cell phones, laptops etc and the need to decrease power usage and power loss has led to an inclination towards development of new techniques to curb this problem. This paper discusses the various causes of power dissipation in VLSI chips, and reviews all the strategies and methodologies that can be applied for low power designing. A comparison between the 4004 processor and the core i7 processor has also been drawn to throw light on the practical need for low power designing and where it has led us to as of now.