Home / Papers / Low Power Design for VLSI

Low Power Design for VLSI

1 Citations2007
Zheng Wei
Microelectronics & Computer

According the design flow of VLSI and the working mechanism of the microprocessor, a survey of low power design methodology at five levels such as system, behavioral, architectural, logic and physical levels is presented.

Abstract

The growing demand for portable electronic devices has led to an increased emphasis on power consumption within the IC design industry. In this article, according the design flow of VLSI and the working mechanism of the microprocessor, we present a survey of low power design methodology at five levels such as system, behavioral, architectural, logic and physical levels.