Home / Papers / VLSI (Very Large Scale Integration) Floating Point Chip Design Study.

VLSI (Very Large Scale Integration) Floating Point Chip Design Study.

88 Citations1985
J. Nash
journal unavailable

An algorithm for performing area-time efficient division, on-line techniques for performing bit-serial calculations, and iterative algorithms for performing square root are described.

Abstract

Abstract : This report describes techniques for very large scale integration (VLSI) implementation of arithmetic algorithms. The report describes an algorithm for performing area-time efficient division, on-line techniques for performing bit-serial calculations, and iterative algorithms for performing square root. Keywords include: Very large scale integration (VLSI); and Floating point chip design.