The CRITTER System -- Automated Critiquing of Digital Circuit Designs

21st Design Automation Conference ProceedingsPublished 1 January 1984

V.E. Kelly

DOI10.1109/dac.1984.1585831

Citations23

Abstract

CRITTER is an exploratory prototype design aid, built using Artificial Intelligence ("Expert Systems") technology, to aid in "critiquing" digital circuit designs, encompassing issues of functional correctness, operating speed, timing robustness, and circuit sensitivity to changes in device parameters. Its non-procedural representation for both real-time circuit behavior and circuit specifications has led to a streamlined circuit modeling formalism based on ordinary mathematical function composition. In its interactions with the user it strives to be as concise as possible, concentrating only on findings it judges to be unexpected or unusual. After successful tests with circuits of up to a dozen TTL SSI/MSI packages, CRITTER is being extended for use in an automated VLSI design environment.

Keywords

Engineering

Artificial IntelligenceThe organization of expert systems, a tutorial

235 Citations1982Mark Stefik, Jan S. Aikins +5 more

Artificial IntelligenceVerify: A program for proving correctness of digital hardware designs

139 Citations1984Harry G. Barrow

Verify is a prolog program that attempts to prove the correctness of a digital design by showing that the behavior inferred from the interconnection of its parts and their behaviors is equivalent to the specified behavior.

Temporal Specifications of Self-Timed Systems

25 Citations1981Yonatan Malachi, Susan Owicki

This paper shows by example that temporal logic can describe Seitz’s self-timed modules, giving detailed specifications for combinatory logic, and sketching the treatment of wires, align elements, feedback registers, pipelines and finite state machines.

20th Design Automation Conference ProceedingsStatistical Techniques of Timing Verification

16 Citations1983J.H. Shelly, D.R. Tryon

The mathematical derivations of timing verification of VLSI designs using statistical techniques such as those implemented in Hitchcock's Timing Analysis are outlined and the magnitude of the improvements to be obtained is illustrated.

Verification of VLSI Designs

13 Citations1983Robert E. Shostak

The approach is an adaptation of software verification techniques that works on circuit networks rather than program flowgraphs and may be viewed as a dual of Floyd’s method for program verification in which the roles of state and control are interchanged.

Proceedings of the nineteenth design automation conference on - DAC '82Timing verification system based on delay time hierarchical nature

8 Citations1982Minoru Nomura, Shinichi Sato +3 more

A hierarchical timing verification system that can evaluate all logical paths in a chip without any specific manual input information, using a path tracing algorithm, is described.

The Waveform Bounding Approach to Timing Analysis of Digital MOS IC's

8 Citations1983John L. Wyatt, Zukowski Jr. +4 more

The waveform bounding approach to fast timing analysis of MOS VLSI circuits is discussed, to compute rigorous closed-form expressions giving upper and lower bounds for transient voltage waveforms, rather than exact values.