MAIA

Published 1 January 2005

Luciano Ost, Aline Mello, José Carlos Palma, Fernando Moraes, Ney Calazans

DOI10.1145/1120725.1120741

Citations58

TL;DR

The objective of this paper is to present the MAIA framework, which includes functions to address all requirements of automated NoC generation, production and analysis, and seamless analysis of NoC traffic parameters.

Abstract

The increasing complexity of SoCs makes networks on chip (NoC) a promising substitute for busses and dedicated wires interconnection schemes. However, new tools need to be developed to integrate NoC interconnection architectures and IP cores into SoCs. Such tools have to fulfill three main requirements: (i) automated NoC generation; (ii) automated production of NoC-IP core interfaces; (iii) seamless analysis of NoC traffic parameters. The objective of this paper is to present the MAIA framework, which includes functions to address all these requirements. NoCs generated by the MAIA framework have been used to successfully prototype SoCs in FPGAs.

Keywords

Computer Science

ComputerNetworks on chips: a new SoC paradigm

3,705 Citations2002Luca Benini, Giovanni De Micheli

Focusing on using probabilistic metrics such as average values or variance to quantify design objectives such as performance and power will lead to a major change in SoC design methodologies.

View PDF

IntegrationHERMES: an infrastructure for low area overhead packet-switching networks on chip

508 Citations2004Fernando Moraes, Ney Calazans +3 more

The state of the art in networks on chip is reviewed, an infrastructure called Hermes is described, targeted to implement packet-switching mesh and related interconnection architectures and topologies and the design validation of the Hermes switch is presented.

Journal of the ACMThe turn model for adaptive routing

400 Citations1994Christopher J. Glass, Lionel M. Ni

This paper focuses on the two most common network topologies for wormhole routing, n-dimensional meshes and k-ary n-cubes without extra channels.

View PDF

2003 Design, Automation and Test in Europe Conference and ExhibitionSPIN: a scalable, packet switched, on-chip micro-network

188 Citations2003A. Adriahantenaina, Hervé Charlery +3 more

The SPIN micro-network is presented that is a generic, scalable interconnect architecture for system on chip that provides a simple view of a single shared address space and provides a variable number of VCI compliant communication interfaces for both initiators and targets.

Cost-performance trade-offs in networks on chip: a simulation-based approach

88 Citations2004S.G. Pestana, E. Rijpkema +3 more

NoCGEN:a template based reuse methodology for Networks On Chip architecture

82 Citations2004J. Chan, Sri Parameswaran

NoCGEN, a Network On Chip (NoC) generator, is described, which is used to create a simulatable and synthesizable NoC description, which was simulated with random traffic using a mixed SystemC/VHDL environment to ensure correctness of operation and to obtain performance and average latency.

A modular simulation framework for architectural exploration of on-chip interconnection networks

54 Citations2003Tim Kogel, Malte Doerper +5 more

A modular exploration framework is defined, which is able to capture the effect on performance for different on-chip networks like dedicated point-to-point, shared bus, and crossbar topologies, and is demonstrated by the exemplary design of a high performance Network Processing Unit (NPU), which is compared against a commercial NPU device.

OCCN: a network-on-chip modeling and simulation framework

50 Citations2004Marcello Coppola, S. Curaba +3 more

NoCIC

14 Citations2004Vishak Venkatraman, A.J. Laffely +4 more

A spice-based tool is presented, No-CIC: Network-on-Chip Interconnect Calculator, which enables NoC designers to assess the impact of interconnect circuit designs and understand the tradeoffs involved to achieve better a priori planning.