System-level performance evaluation of three-dimensional integrated circuits
IEEE Transactions on Very Large Scale Integration (VLSI) SystemsPublished 1 December 2000Open access
Arif Rahman, R. Reif
Citations199
Generate an AI Snapshot to get a quick, structured summary of this paper.
Study Snapshot
ObjectiveStudy objective
MethodsResearch methodology
PopulationPopulation studied
Sample sizeSample sizes
OutcomesStudy outcomes here
ResultsStudy results comes here
LimitationsResearch study limitations comes here
A concise AI-generated summary of the paper will appear here once you click Generate AI Snapshot.
TL;DR
The wire (interconnect)-length distribution of 3-D integrated circuits (ICs) is derived using Rent's rule and following the methodology used to estimate two-dimensional (2-D) (wire-length distribution).
Abstract
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2001.
Keywords
Computer ScienceEngineering
Proceedings of the IEEEThe future of wires
1,439 Citations2001R. Ho, Ken Mai +1 more
Wires that shorten in length as technologies scale have delays that either track gate delays or grow slowly relative to gate delays, which is good news since these "local" wires dominate chip wiring.
IEEE Transactions on ComputersOn a Pin Versus Block Relationship For Partitions of Logic Graphs
711 Citations1971B. S. Landman, R.L. Russo
Partitions of the set of blocks of a computer logic graph, also called a block graph, into subsets called modules demonstrate that a two-region relationship exists between P, the average number of pins per module, and B, theaverage number of blocks per module.
IEEE Transactions on Electron DevicesClosed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs
603 Citations1993T. Sakurai
Using the expressions, the optimum linewidth that minimizes RC delay and the trend of RC delay in the scaled-down VLSIs are discussed.
Interconnect scaling-the real limiter to high performance ULSI
546 Citations2002M. Bohr
IEEE Transactions on Circuits and SystemsPlacement and average interconnection lengths of computer logic
437 Citations1979W. E. Donath
A formula for an upper bound on expected average interconnections, based on partitioning results, is given for linear and square arrays of gates, which gives significantly lower interconnection length than the bound based upon random placement.
IEEE Transactions on Electron DevicesA stochastic wire-length distribution for gigascale integration (GSI). I. Derivation and validation
330 Citations1998Jeffrey A. Davis, Vivek De +1 more
A rigorous derivation of a complete wire-length distribution for on-chip random logic networks is performed and a methodology to calculate the wire- length distribution for future gigascale integration (GSI) products is proposed.
IEEE Transactions on Electron DevicesA stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimation
240 Citations1998Jeffrey A. Davis, Vivek De +1 more
A complete wire-length distribution for on-chip random logic networks is used to enhance a critical path model; to derive a preliminary dynamic power dissipation model; and to describe optimal architectures for multilevel wiring networks that provide maximum interconnect density and minimum chip size.
Proceedings of the IEEEPerformance trends in high-end processors
222 Citations1995G.A. Sai-Halasz
Based on a first order cycle time model performance trends and limits are projected for both bipolar and CMOS processors, and the highest performance technology on the horizon is liquid nitrogen temperature CMOS.
Journal of the ACMThree-Dimensional VLSI
105 Citations1983Arnold L. Rosenberg
There are substantive savings from three-dLmens~onal circuit realizations, in both material (area versus volume) and tune (wire length) Categories and SubJect Descnptors B.2.m [Arithmetic and Logic Structures]: Miscellaneous; B.7 1 [Integrated Circuits]: Types and Design Styles--VLS1; F 2.2 [Analysis of Algorithms and Problem Complexity].
Microelectronic EngineeringThree dimensional metallization for vertically integrated circuits
90 Citations1997Peter Ramm, D. Bollmann +26 more
Interconnect-limited VLSI architecture
48 Citations2003William J. Dally
Three approaches to developing architectures that are well matched to interconnect-limited technology are described, which reduce the use of global communication by clustering execution resources with their data and instruction storage and extending the storage hierarchy to the level of individual ALUs.
IEEE Electron Device LettersMultiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth
46 Citations1999Sangwoo Pae, Tai-Chi Su +2 more
IEEE Journal of Selected Topics in Quantum ElectronicsOptoelectronic FPGAs
32 Citations1999Jan Van Campenhout, Herwig Van Marck +2 more
The underlying reasons why the FPGAs form an exception to the general rule are identified, and hence, why optical interconnects provide added value are identified.
IEEE Transactions on Components Hybrids and Manufacturing TechnologyEquations for Estimating Wire Length in Various Types of 2-D and 3-D System Packaging Structures
29 Citations1987A. Masaki, Minoru Yamada
Equations for estimating wire lengths in various types of two-dimensional and three-dimensional cell arrays are introduced and applications of these equations are described.
Estimating interconnection lengths in three-dimensional computer systems
25 Citations1997Dirk Stroobandt, Jan Van Campenhout
Three-dimensional integration technology for real time micro-vision system
24 Citations2002H. Kurino, Takuji Matsumoto +5 more
This work has proposed a new three-dimensional integration technology for real time micro-vision system with high image processing speed and several key technologies for three- dimensional integration such as formation of buried interconnection and micro-bump, wafer thinning,wafer alignment and wafer bonding.
A priori wiring estimations and optimal multilevel wiring networks for portable ULSI systems
21 Citations2002Jeffrey A. Davis, Vivek De +1 more
A rigorous derivation of a complete wire length distribution for on-chip random logic networks is performed and then used to describe an optimal architecture for a multilevel wiring network that provides maximum interconnect density and minimum power for a portable ULSI system.
A new three dimensional IC fabrication technology, stacking thin film DUAL-CMOS layers
21 Citations1991Y. Hayashi, K. Oyama +5 more
A novel 3-D IC has been developed in which electrical function blocks of thin-film dual-active-device-layer (DUAL) CMOS ICs are bonded Cumulatively by using a laser beam annealing technique and mechano-chemical polishing.
Estimating interconnect performance for a new National Technology Roadmap for Semiconductors
6 Citations2002R. Mangaser, Kenneth Rose