Simplified clock voltage doubler
Electronics LettersPublished 28 October 1999
S. Basu, Gábor C. Temes
Citations7
SJR quartileQ3
SJR score0.27
SNIP0.44
Generate an AI Snapshot to get a quick, structured summary of this paper.
Study Snapshot
ObjectiveStudy objective
MethodsResearch methodology
PopulationPopulation studied
Sample sizeSample sizes
OutcomesStudy outcomes here
ResultsStudy results comes here
LimitationsResearch study limitations comes here
A concise AI-generated summary of the paper will appear here once you click Generate AI Snapshot.
Abstract
A simple clock voltage doubler, based on the Nakagome charge pump, is described. It prevents the latch-up of the output switch without requiring an extra charge-pump voltage doubler.
Keywords
EngineeringChemical Engineering
IEEE Journal of Solid-State CircuitsA 10 b, 20 Msample/s, 35 mW pipeline A/D converter
635 Citations1995T.B. Cho, P.R. Gray
This paper describes a 10 b, 20 Msample/s pipeline A/D converter implemented in 1.2 /spl mu/m CMOS technology which achieves a power dissipation of 35 mW at full speed operation.
IEEE Journal of Solid-State CircuitsA high-efficiency CMOS voltage doubler
415 Citations1998P. Favrat, P. Deval +1 more
IEEE Journal of Solid-State CircuitsAn experimental 1.5-V 64-Mb DRAM
181 Citations1991Y. Nakagome, Hiroki Tanaka +12 more
A high-speed performance can be achieved with a typical power dissipation of 44 mW, one tenth that of 16-Mb DRAMs, which indicates that a low-voltage battery operation is a promising target for futureDRAMs.