Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design
Published 1 January 2005
Patrick Schaumont, Bo‐Cheng Lai, Wei Qin, Ingrid Verbauwhede
Citations16
Generate an AI Snapshot to get a quick, structured summary of this paper.
Study Snapshot
ObjectiveStudy objective
MethodsResearch methodology
PopulationPopulation studied
Sample sizeSample sizes
OutcomesStudy outcomes here
ResultsStudy results comes here
LimitationsResearch study limitations comes here
A concise AI-generated summary of the paper will appear here once you click Generate AI Snapshot.
TL;DR
A cycle-true simulation model of this architecture is used to estimate energy savings for a threaded C program, and a fingerprint minutiae detection application is ported onto this architecture, and the resulting performance is shown.
Abstract
We propose an embedded multiprocessor architecture and its associated thread-based programming model. Using a cycle-true simulation model of this architecture, we are able to estimate energy savings for a threaded C program. The savings are obtained by voltage- and frequency-scaling of the individual processors. We port a fingerprint minutiae detection application onto this architecture, and show the resulting performance on single-, dual-, and quad-processor configurations. The energy-scaled quadprocessor version results in a 77% energy reduction over the single-processor non-scaled implementation, at only a 2.2% degradation in cycle count.
Keywords
Computer Science
Computer Architecture: A Quantitative Approach
9,536 Citations1989John L. Hennessy, David A. Patterson
This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.
Leakage aware dynamic voltage scaling for real-time embedded systems
491 Citations2004Ravindra Jejurikar, Cristiano Pereira +1 more
Simulation experiments show that the critical speed slowdown results in up to 5% energy gains over a leakage oblivious dynamic voltage scaling, and the Procrastination scheduling scheme extends the sleep intervals to 5 times, resulting in an additional 18% energy gain, while meeting all timing requirements.
CERN Document Server (European Organization for Nuclear Research)Concurrent Programming: Principles and Practice
476 Citations1991Gregory R. Andrews
Language Overviews, Programming Notation, Formal Semantics and Program Proofs, Synchronization Techniques, and Implementation: Synchronous Message Passing.
Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided DesignCombined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
443 Citations2002Steven M. Martin, Krisztián Flautner +2 more
This paper shows how the simultaneous use of adaptive body biasing (ABB) and DVS can be used to reduce power in high-performance processors using real-time monitoring of processor utilization for four applications.
IEEE MicroSimultaneous multithreading: a platform for next-generation processors
404 Citations1997Susan J. Eggers, Joel Emer +4 more
Because simultaneous multithreading successfully (and simultaneously) exploits both types of parallelism, SMT processors use resources more efficiently, and both instruction throughput and speedups are greater.
Multiprocessor Systems-on-Chips
278 Citations2006A.A. Jerraya
This talk will review the architectures of multiprocessor systems-on-chips and the design methodologies used to create them to address many new problems as well.
IEEE MicroA scalable high-performance computing solution for networks on chips
119 Citations2002Martti Forsell
The Eclipse network-on-a-chip architecture uses a sophisticated parallel programming model, realized through multithreaded processors, interleaved memory modules, and a high-capacity interconnection network to support system-on a-chip designs.
Design, Automation, and Test in EuropeOverhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems
91 Citations2004Andrei Alexandru, Markus Schmitz +3 more
Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation
86 Citations2003Wei Qin, Sharad Malik
Wireless NetworksAutomatic Performance Setting for Dynamic Voltage Scaling
71 Citations2002Krisztián Flautner, Steve Reinhardt +1 more
A novel software approach to automatically controlling dynamic voltage scaling in order to optimize energy use and the ability to ensure that the quality of interactive performance is within user specified parameters is described.
IEEE Transactions on Very Large Scale Integration (VLSI) SystemsApplication-directed voltage scaling
53 Citations2003Johan Pouwelse, Koen Langendoen +1 more
This paper describes the energy priority scheduling (EPS) algorithm supporting power-aware applications and shows that application-directed voltage scaling reduces processor power consumption with 50% for the bursty video decoder without missing any frame deadlines.
2003 Design, Automation and Test in Europe Conference and ExhibitionLightweight implementation of the POSIX threads API for an on-chip MIPS multiprocessor with VCI interconnect
37 Citations2003Frédéric Pétrot, Pascal Gomez
This case study relates the experience in designing from scratch a multi-threaded kernel for a MIPS R3000 on-chip multiprocessor using several scheduler organizations and architectural parameters by simulation results obtained by cycle true simulation of an MJPEG video decoder application on the multip rocessor.
A compact and efficient fingerprint verification system for secure embedded devices
28 Citations2004Shenglin Yang, K. SaIdyarna +1 more
This paper describes an efficient fingerprint verification module, which is part of an embedded device called ThumbPod, which runs on a 50 MHz fixed-point processor and achieves 55.6% and 60.0% execution time reduction for the minutiae extraction and the matching, respectively, compared to a traditional implementation reference.
Design, Automation, and Test in EuropeInteractive cosimulation with partial evaluation
22 Citations2004Patrick Schaumont, Ingrid Verbauwhede