Managing power consumption in networks on chips
Proceedings 2002 Design, Automation and Test in Europe Conference and ExhibitionPublished 25 June 2003
T. Simunic, Stephen Boyd
Citations42
Generate an AI Snapshot to get a quick, structured summary of this paper.
Study Snapshot
ObjectiveStudy objective
MethodsResearch methodology
PopulationPopulation studied
Sample sizeSample sizes
OutcomesStudy outcomes here
ResultsStudy results comes here
LimitationsResearch study limitations comes here
A concise AI-generated summary of the paper will appear here once you click Generate AI Snapshot.
TL;DR
The new methodology for power management of NOCs is tested on a system consisting of four satellite units, each with the local power manager capable of both node and network centric power management.
Abstract
Systems on a chip (SOCs) are rapidly evolving into larger networks on a chip (NOCs). This work presents a new methodology for managing power consumption for NOCs. Power management problem is formulated using closed-loop control concepts, with the estimator tracking changes in the system parameters and recalculating the new power management policy accordingly. Dynamic voltage scaling and local power management are formulated in the node-centric manner, where each core has its local power manager that determines unit power states, The local power manager's interaction with the other system cores regarding the power and the QoS needs enables network-centric power management. The new methodology for power management of NOCs is tested on a system consisting of four satellite units, each with the local power manager capable of both node and network centric power management. The results show large savings in power with good QoS.
Keywords
Computer Science
Route packets, net wires
3,209 Citations2001William J. Dally, Brian Towles
The concept of on-chip networks is introduced, a simple network is sketched, and some challenges in the architecture and design of these networks are discussed.
A scheduling model for reduced CPU energy
1,473 Citations2002Fei Yao, Alan Demers +1 more
This paper proposes a simple model of job scheduling aimed at capturing some key aspects of energy minimization, and gives an off-line algorithm that computes, for any set of jobs, a minimum-energy schedule.
Voltage scheduling problem for dynamically variable voltage processors
812 Citations1998Tohru Ishihara, Hiroto Yasuura
A model of dynamically variable voltage processors and basic theorems for power-delay optimization and a static voltage scheduling problem is proposed and formulated as an integer linear programming (ILP) problem.
Comparing algorithm for dynamic speed-setting of a low-power CPU
457 Citations1995Kinshuk Govil, Edwin Sing-Long Chan +1 more
This work clarifies a fundamental power vs. delay tradeoff, as well as the role of prediction and of smoothing in dynamic speed-setting policies, and concludes that success seemingly depends more on simple smoothing algorithms than on sophisticated prediction techniques.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and SystemsPolicy optimization for dynamic power management
432 Citations1999Luca Benini, Alessandro Bogliolo +2 more
A finite-state, abstract system model for power-managed systems based on Markov decision processes is introduced and the problem of finding policies that optimally tradeoff performance for power can be cast as a stochastic optimization problem and solved exactly and efficiently.
IEEE Transactions on Very Large Scale Integration (VLSI) SystemsPredictive system shutdown and other architectural techniques for energy efficient programmable computation
424 Citations1996Mani Srivastava, Anantha P. Chandrakasan +1 more
This paper describes architectural techniques for energy efficient implementation of programmable computation, particularly focussing on the computation needed in portable devices where event-driven user interfaces, communication protocols, and signal processing play a dominant role.
Addressing the system-on-a-chip interconnect woes through communication-based design
364 Citations2001Marco Sgroi, M. Sheets +5 more
The "network-on-chip" approach partitions the communication into layers to maximize reuse and provide a programmer with an abstraction of the underlying communication framework.
Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)A generic architecture for on-chip packet-switched interconnections
319 Citations2002Pièrre Guerrier, Alain Greiner
Run-time voltage hopping for low-power real-time systems
237 Citations2000Seongsoo Lee, Takayasu Sakurai
A novel run-time dynamic voltage scaling scheme for low-power real-time systems that employs software feedback control of supply voltage, which is applicable to off-the-shelf processors is presented.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and SystemsEvent-driven power management
196 Citations2001T. Simunic, Luca Benini +2 more
Two new approaches that better model system behavior for general user request distributions are developed and give optimal results verified by measurements, based on renewal theory and time-indexed semi-Markov decision process model.
Powering networks on chips
184 Citations2001Luca Benini, Giovanni De Micheli
This work considers energy consumption reduction, under guaranteed quality of service, as a main objective in system design, in systems on chips that can be designed and produced in five to ten years from today.
Micronetwork-based integration for SOCs
153 Citations2001Drew Wingard
The concept of using an on-chip network as the fundamental communication architecture for a complex SOC design is described, some of the salient features of a MicroNetwork are described, and an automated development environment is introduced that makes MicroNetwork-based design productive.
A predictive system shutdown method for energy saving of event-driven computation
108 Citations1997Chi-Hong Hwang, Wu .
COSY communication IP's
100 Citations2000J.-Y. Brunel, Wido Kruijtzer +5 more
The Fsprit/OMI-COSY project defines transaction-levels to set-up the exchange of IP's in separating function from architecture and body-behavior from proprietary interfaces, which are supported by the COSY Communications IPs presented in this paper.
Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361)Power conscious fixed priority scheduling for hard real-time systems
75 Citations2003Youngsoo Shin, Ki‐Young Choi
Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)Dynamic power management for nonstationary service requests
54 Citations2003Eui-Young Chung, Luca Benini +2 more
ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)Voltage scheduling in the IpARM microprocessor system
50 Citations2000Trevor Pering, Tom Burd +1 more
Dynamic power management in a mobile multimedia system with guaranteed quality-of-service
49 Citations2001Qinru Qiu, Qing Wu +1 more
A generalized stochastic Petri net model is used where the non-exponential inter-arrival time distribution of the incoming requests is captured by the "stage method" and the power-optimal policy is obtained by solving a linear programming problem.
PLoS ONEDynamic Voltage Scaling for Portable Systems
20 Citations2007T. Simunic, Luca Benini +3 more
The DPM model presented in [2, 3] with a DVS algorithm is extended, thus enabling larger power savings, and results show savings of a factor of three in energy consumption for combined DVS and DPM approaches.