Hierarchical Architecture Design and Simulation Environment
Published 17 December 2002
F. Howell, Robin Williams, Roland N. Ibbett
Citations14
Generate an AI Snapshot to get a quick, structured summary of this paper.
Study Snapshot
ObjectiveStudy objective
MethodsResearch methodology
PopulationPopulation studied
Sample sizeSample sizes
OutcomesStudy outcomes here
ResultsStudy results comes here
LimitationsResearch study limitations comes here
A concise AI-generated summary of the paper will appear here once you click Generate AI Snapshot.
TL;DR
The Hierarchical Architecture Design and Simulation Environment (HASE) is a tool for modelling and simulating computer architectures and designers can create and explore architectural designs at different levels of abstraction through a graphical interface based on X-Windows/Motif.
Abstract
The Hierarchical Architecture Design and Simulation Environment (HASE) is a tool for modelling and simulating computer architectures. Using HASE, designers can create and explore architectural designs at different levels of abstraction through a graphical interface based on X-Windows/Motif and can view the results of the simulation through animation of the design drawings.>
Keywords
Social SciencesDecision SciencesEngineering
ACM Transactions on Programming Languages and SystemsVirtual time
2,412 Citations1985David Jefferson
Virtual time is a new paradigm for organizing and synchronizing distributed systems which can be applied to such problems as distributed discrete event simulation and distributed database concurrency control.
CERN Document Server (European Organization for Nuclear Research)Algorithmic skeletons : structured management of parallel computation
876 Citations1989Murray Cole
This book introduces a new approach to the design and implementation of software systems which will help users of large scale parallel systems coordinate many concurrent activities toward a single goal and proposes a selection of independent algorithmic skeletons which describes the structure of a particular style of algorithm.
The Wisconsin Wind Tunnel
353 Citations1993Steven K. Reinhardt, Mark D. Hill +4 more
A new technique for evaluating cache coherent, shared-memory computers and the Wisconsin Wind Tunnel (WWT) is developed, which correctly interleaves target machine events and calculates target program execution time.
PROTEUS: a high-performance parallel-architecture simulator
222 Citations1992Kyle Palos, Chrysanthos Dellarocas +2 more
PROTEUS is a high-performance simulator for MIMD multiprocessors that provides repeatability, nonintrusive monitoring and debugging, and integrated graphical output, which result in a development environment superior to those available on real multipROcessors.
Journal of Parallel and Distributed ComputingA practical hierarchical model of parallel computation I. The model
58 Citations1992Todd Heywood, Sanjay Ranka
A model of parallel computation that retains the ideal properties of the PRAM by using it as a submodel, while simultaneously being more reflective of realistic parallel architectures by accounting for and providing abstract control over communication and synchronization costs is introduced.
IEEE Design & Test of ComputersA workbench for computer architects
32 Citations1988Chad Leland Mitchell, Michael Flynn
A high-level simulator that supports a top-down architectural analysis of embedded, custom applications and allows data such as instruction cached performance, data cache performance, register set size, and register allocation policy to be evaluated for all the architectures simultaneously.
Journal of Parallel and Distributed ComputingReport of the purdue workshop on grand challenges in computer architecture for the support of high performance computing
24 Citations1992Howard Jay Siegel, S.G. Abraham +18 more
This report overviews some of the demands of the grand challenge applications and presents the above four grand challenges for computer architecture.
Lecture notes in computer scienceSimulation of the MC88000 microprocessor system on a transputer network
3 Citations1991Alexander R. Robertson, Roland N. Ibbett
This project investigated the feasibility of building a General Purpose Architecture Simulator on an MIMD transputer network and developed a Front Panel Display to visualise internal data flow bottlenecks that were eliminated by optimising test program code.