Heterogeneous chip multiprocessors
ComputerPublished 1 November 2005
Rakesh Kumar, Dean M. Tullsen, Norman P. Jouppi, Parthasarathy Ranganathan
Citations354
SJR quartileQ2
SJR score0.55
SNIP1.02
Generate an AI Snapshot to get a quick, structured summary of this paper.
Study Snapshot
ObjectiveStudy objective
MethodsResearch methodology
PopulationPopulation studied
Sample sizeSample sizes
OutcomesStudy outcomes here
ResultsStudy results comes here
LimitationsResearch study limitations comes here
A concise AI-generated summary of the paper will appear here once you click Generate AI Snapshot.
TL;DR
Heterogeneous (or asymmetric) chip multiprocessors present unique opportunities for improving system throughput, reducing processor power, and mitigating Amdahl's law.
Abstract
Heterogeneous (or asymmetric) chip multiprocessors present unique opportunities for improving system throughput, reducing processor power, and mitigating Amdahl's law. On-chip heterogeneity allow the processor to better match execution resources to each application's needs and to address a much wider spectrum of system loads - from low to high thread parallelism - with high efficiency.
Keywords
Computer Science
Validity of the single processor approach to achieving large scale computing capabilities
4,200 Citations1967Gene M. Amdahl
The case for a single-chip multiprocessor
703 Citations1996Kunle Olukotun, Basem A. Nayfeh +3 more
It is shown that in advanced technologies it is possible to implement a single-chip multiprocessor in the same area as a wide issue superscalar processor, and it is found that for applications with little parallelism the performance of the two microarchitectures is comparable.
Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction
677 Citations2003Rakesh Kumar, Keith I. Farkas +2 more
The design and implementation of a first-generation CELL processor
545 Citations2005D. Pham, S. Asano +18 more
A CELL processor is a multi-core chip consisting of a 64b power architecture processor, multiple streaming processors, a flexible IO interface, and a memory interface controller that is implemented in 90nm SOI technology.
ACM SIGARCH Computer Architecture NewsSingle-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance
521 Citations2004Rakesh Kumar, Dean M. Tullsen +3 more
This paper examines two single-ISA heterogeneous multi-core architectures in detail, demonstrating dynamic core assignment policies that provide significant performance gains over naive assignment, and even outperform the best static assignment.
Piranha
517 Citations2000Luiz André Barroso, Kourosh Gharachorloo +7 more
The Piranha system, a research prototype being developed at Compaq that aggressively exploits chip multiprocessing by integrating eight simple Alpha processor cores along with a two-level cache hierarchy onto a single chip, is described.
Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction
368 Citations2004Rakesh Kumar, Keith I. Farkas +3 more
This paper proposes and evaluates single-ISA heterogeneous multi-core architectures as a mechanism to reduce processor power dissipation and results indicate a 39% average energy reduction while only sacrificing 3% in performance.
ACM SIGARCH Computer Architecture NewsInterconnections in Multi-Core Architectures
365 Citations2005Rakesh Kumar, Victor Zyuban +1 more
Single-ISA heterogeneous multi-core architectures for multithreaded workload performance
250 Citations2004Rakesh Kumar, Dean M. Tullsen +3 more
ACM SIGARCH Computer Architecture NewsThe Impact of Performance Asymmetry in Emerging Multicore Architectures
246 Citations2005Saisanthosh Balakrishnan, Ravi Rajwar +2 more
Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling
230 Citations2005Rakesh Kumar, Victor Zyuban +1 more
ACM SIGARCH Computer Architecture NewsMitigating Amdahl's Law through EPI Throttling
200 Citations2005Murali Annavaram, Ed Grochowski +1 more
Piranha: a scalable architecture based on single-chip multiprocessing
185 Citations2002Luiz André Barroso, K. Gharachorloo +7 more
The Impact of Performance Asymmetry in Emerging Multicore Architectures
151 Citations2005S. Balakrishnan, Ravi Rajwar +2 more
This paper quantifies the impact of asymmetry on an application's performance variance when run multiple times, and the impact on the application's scalability, and study ways to eliminate these effects.
Best of both latency and throughput
137 Citations2004Ed Grochowski, Ronny Ronen +2 more
This paper surveys four techniques for achieving variable energy per instruction and concludes that a combination of asymmetric cores and voltage/frequency scaling offers the most promising approach to design a chip-level multiprocessor that can achieve both excellent latency performance and excellent throughput performance.
Mitigating Amdahls Law through EPI Throttling
136 Citations2005Murali Annavaram, Ed Grochowski +1 more
This paper evaluates the performance benefits of an EPI throttle on an asymmetric multiprocessor (AMP) prototyped from a physical 4-way Xeon SMP server, and makes a compelling case for varying the amount of energy expended to process instructions according to theamount of available parallelism.
Conjoined-Core Chip Multiprocessing
111 Citations2005Rakesh Kumar, Norman P. Jouppi +1 more
Conjoined-core chip multiprocessing is proposed - topologically feasible resource sharing between adjacent cores of aChip Multiprocessor to reduce die area with minimal impact on performance and hence improving the overall computational efficiency.
Scheduling for heterogeneous processors in server systems
83 Citations2005Soraya Ghiasi, Tom Keller +1 more
The research reported here explores the use of a heterogeneous system of processors with identical ISAs and implementation details, but with differing voltages and frequencies, to minimize the performance loss to the system as a whole.
Enterprise IT Trends and Implications for Architecture Research
52 Citations2005Parthasarathy Ranganathan, Norman P. Jouppi
Some recent trends in enterprise IT systems are summarized and the implications for architecture research are discussed, suggesting some high-level challenges and open questions for the community to address.