Power7: IBM's Next-Generation Server Processor

IEEE MicroPublished 1 March 2010

R. Kalla, Balaram Sinharoy, William J. Starke, Michael S. Floyd

DOI10.1109/mm.2010.38

Source URL

Citations230

SJR quartileQ1

SJR score0.94

SNIP1.40

TL;DR

Power Systems™ continue strong 7th Generation Power chip: Balanced Multi-Core design EDRAM technology SMT4 greater then 4X performance in same power envelope as previous generation.

Abstract

The Power7 is IBM's first eight-core processor, with each core capable of four-way simultaneous-multithreading operation. Its key architectural features include an advanced memory hierarchy with three levels of on-chip cache; embedded-DRAM devices used in the highest level of the cache; and a new memory interface. This balanced multicore design scales from 1 to 32 sockets in commercial and scientific environments.

Keywords

Computer Science

IBM Journal of Research and DevelopmentPOWER4 system microarchitecture

649 Citations2002Joel M. Tendler, J. S. Dodson +3 more

The processor microarchitecture as well as the interconnection architecture employed to form systems up to a 32-way symmetric multiprocessor are described.

IEEE MicroIBM power5 chip: a dual-core multithreaded processor

366 Citations2004R. Kalla, Balaram Sinharoy +1 more

The approach to improve chip-level performance of the Power5 was described, which specified increased performance and other functional enhancements of server virtualization, reliability, availability, and serviceability at both chip and system levels.

IBM Journal of Research and DevelopmentPOWER5 system microarchitecture

307 Citations2005Balaram Sinharoy, R. Kalla +3 more

This paper describes the implementation of the IBM POWER5TM chip, a two-way simultaneous multithreaded dual-core chip, and systems based on it, and how it allows system scalability to 64 physical processors.

IBM Journal of Research and DevelopmentIBM POWER6 microarchitecture

255 Citations2007H. Q. Le, William J. Starke +7 more

Key extensions to the coherence protocol enable POWER6 microprocessor-based systems to achieve better SMP scalability while enabling reductions in system packaging complexity and cost.

IEEE MicroPower7: IBM's Next-Generation Server Processor

230 Citations2010R. Kalla, Balaram Sinharoy +2 more

Power Systems™ continue strong 7th Generation Power chip: Balanced Multi-Core design EDRAM technology SMT4 greater then 4X performance in same power envelope as previous generation.

IEEE Journal of Solid-State CircuitsA 500 MHz Random Cycle, 1.5 ns Latency, SOI Embedded DRAM Macro Featuring a Three-Transistor Micro Sense Amplifier

59 Citations2008J. Barth, W. Reohr +15 more

A 500 MHz random cycle silicon on insulator (SOI) embedded DRAM macro which features a three-transistor micro sense amplifier is described, realizing significant performance gains over traditional array design methods.

POWER7: IBM's next generation, balanced POWER server chip

16 Citations2009William J. Starke

Presents a collection of slides covering the following topics: Extreme multicore throughput; SMP scaling; 8-core high performance server chip; virtual machine; cloud computing; server evolution; cache hierarchy technology; memory subsystem; and off-chip signaling technology.