Accelerating Critical Section Execution with Asymmetric Multicore Architectures
IEEE MicroPublished 1 January 2010
Muhammad Suleman, Onur Mutlu, Moinuddin K. Qureshi, Yale N. Patt
Citations26
SJR quartileQ1
SJR score0.94
SNIP1.40
Generate an AI Snapshot to get a quick, structured summary of this paper.
Study Snapshot
ObjectiveStudy objective
MethodsResearch methodology
PopulationPopulation studied
Sample sizeSample sizes
OutcomesStudy outcomes here
ResultsStudy results comes here
LimitationsResearch study limitations comes here
A concise AI-generated summary of the paper will appear here once you click Generate AI Snapshot.
TL;DR
The proposed accelerated critical sections mechanism reduces this limitation by executing critical sections on the high-performance core of an asymmetric chip multiprocessor, which can execute them faster than the smaller cores can.
Abstract
Contention for critical sections can reduce performance and scalability by causing thread serialization. The proposed accelerated critical sections mechanism reduces this limitation. ACS executes critical sections on the high-performance core of an asymmetric chip multiprocessor (ACMP), which can execute them faster than the smaller cores can.
Keywords
Computer Science
Validity of the single processor approach to achieving large scale computing capabilities
4,200 Citations1967Gene M. Amdahl
Operations ResearchBranch-and-Bound Methods: A Survey
1,982 Citations1966Eugene L. Lawler, Derek Wood
The essential features of the branch-and-bound approach to constrained optimization are described, and several specific applications are reviewed, including integer linear programming Land-Doig and Balas methods, nonlinear programming minimization of nonconvex objective functions, and the quadratic assignment problem Gilmore and Lawler methods.
ACM Transactions on Computer SystemsImplementing remote procedure calls
1,831 Citations1984Andrew Birrell, Bruce Jay Nelson
The overall structure of the RPC mechanism, the facilities for binding RPC clients, the transport level communication protocol, and some performance measurements are described, including some optimizations used to achieve high performance and to minimize the load on server machines that have many clients.
ComputerAmdahl's Law in the Multicore Era
1,229 Citations2008Mark D. Hill, Michael R. Marty
Augmenting Amdahl's law with a corollary for multicore hardware makes it relevant to future generations of chips with multiple processor cores.
Speculative lock elision: enabling highly concurrent multithreaded execution
460 Citations2001Ravi Rajwar, James Goodman
ComputerHeterogeneous chip multiprocessors
354 Citations2005Rakesh Kumar, Dean M. Tullsen +2 more
Heterogeneous (or asymmetric) chip multiprocessors present unique opportunities for improving system throughput, reducing processor power, and mitigating Amdahl's law.
Transactional lock-free execution of lock-based programs
316 Citations2002Ravi Rajwar, James Goodman
This paper proposes Transactional Lock Removal (TLR) and shows how a program that uses lock-based synchronization can be executed by the hardware in a lock-free manner, even in the presence of conflicts, without programmer support or software changes.
Core fusion
286 Citations2007Engin İpek, Meyrem Kirman +2 more
This paper presents core fusion, a reconfigurable chip multiprocessor architecture where groups of fundamentally independent cores can dynamically morph into a larger CPU, or they can be used as distinct processing elements, as needed at run time by applications.
Accelerating critical section execution with asymmetric multi-core architectures
270 Citations2009Muhammad Suleman, Onur Mutlu +2 more
Accelerated Critical Sections (ACS), a technique that leverages the high-performance core(s) of an Asymmetric Chip Multiprocessor (ACMP) to accelerate the execution of critical sections, reduces serialization and improves scalability.
ACM SIGARCH Computer Architecture NewsMitigating Amdahl's Law through EPI Throttling
200 Citations2005Murali Annavaram, Ed Grochowski +1 more
Speculative synchronization
184 Citations2002José F. Martínez, Josep Torrellas
TLS's principle of always keeping a safe thread is key to this proposal: in any speculative barrier, lock, or flag, the existence of one or more safe threads at all times guarantees forward progress, even in the presence of access conflicts or speculative buffer overflow.
IEEE Computer Architecture LettersPerformance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors
155 Citations2006Tomer Y. Morad, Uri Weiser +3 more
Evaluated ACCMP architectures as a mechanism to achieve the highest performance for a given power budget show that asymmetric multiprocessors can reduce power consumption by more than two thirds with similar performance compared to symmetric multipROcessors.
Transactional lock-free execution of lock-based programs
38 Citations2002Ravi Rajwar, James Goodman
The interaction of software prefetching with ILP processors in shared-memory systems
35 Citations1997Parthasarathy Ranganathan, Vijay S. Pai +2 more
This paper provides the first study of the effectiveness of software-controlled non-binding prefetching in shared memory multiprocessors built of state-of-the-art ILP-based processors and investigates the interaction of softwarePrefetching with memory consistency models on ILP, seeking to determine whether software Prefetching can equalize the performance of sequential consistency (SC) and release consistency (RC).
The impact of speeding up critical sections with data prefetching and forwarding
30 Citations2002Pedro Trancoso, Josep Torrellas
Thread Migration to Improve Synchronization Performance
28 Citations2006Srinivas Sridharan, Brett Keck +3 more
This work investigates the idea of migrating threads to the “lock hot” processor, enabling the threads to reuse the critical section data from the processor’s cache and release the lock faster for other threads to improve the scalability of performance for highly multithreaded scientific applications.
