Evaluation of multithreaded processors and thread-switch policies
Lecture notes in computer sciencePublished 1 January 1997
Richard J. Eickemeyer, Ross E. Johnson, Steven R. Kunkel, Beng-Hong Lime, Mark S. Squillante, C.E. Wu
Citations21
SJR quartileQ2
SJR score0.35
SNIP0.55
Generate an AI Snapshot to get a quick, structured summary of this paper.
Study Snapshot
ObjectiveStudy objective
MethodsResearch methodology
PopulationPopulation studied
Sample sizeSample sizes
OutcomesStudy outcomes here
ResultsStudy results comes here
LimitationsResearch study limitations comes here
A concise AI-generated summary of the paper will appear here once you click Generate AI Snapshot.
TL;DR
The results suggest that multithreading with a small number of active threads can significantly improve the performance of such commercial environments.
Abstract
This paper examines the use of coarse-grained multithreading to lessen the negative impact of memory access latencies on the performance of uniprocessor on-line transaction processing systems. It considers the effect of switching threads on cache misses in a two-level cache system. It also examines several different thread-switch policies. The results suggest that multithreading with a small number (3–5) of active threads can significantly improve the performance of such commercial environments.
Keywords
Computer Science
ACM SIGARCH Computer Architecture NewsHitting the memory wall
1,526 Citations1995Wm. A. Wulf, Sally A. McKee
This work proposes an exact analysis, removing all remaining uncertainty, based on model checking, using abstract-interpretation results to prune down the model for scalability, and notably improves precision upon classical abstract interpretation at reasonable cost.
Simultaneous multithreading
1,405 Citations1995Dean M. Tullsen, Susan J. Eggers +1 more
It is shown that simultaneous multithreading is an attractive alternative to single-chip multiprocessors; simultaneous multithreaded processors with a variety of organizations outperform corresponding conventional multiprocessors with similar execution resources.
Hitting the Memory Wall: Implications of the Obvious
1,401 Citations1995Wm. A. Wulf, Sally A. McKee
The Tera computer system
647 Citations2014Robert Alverson, David Callahan +4 more
The Tera architecture was designed with several goals in mind; it needed to be suitable for very high speed implementations, i.
The interaction of architecture and operating system design
245 Citations1991Thomas E. Anderson, Henry M. Levy +2 more
This analysis reveals a number of specific reasons why the performance of operating system primitives on RISCS has not scaled with integer performance and identifies areas in which architectures could better accommodate operating system needs.
Contrasting characteristics and cache performance of technical and multi-user commercial workloads
214 Citations1994Ann Marie Grizzaffi Maynard, Colette M. Donnelly +1 more
The data presented shows that increasing the associativity of second-level caches can reduce miss rates significantly and should help system designers choose a cache configuration that will perform well in commercial markets.
Comparative evaluation of latency reducing and tolerating techniques
190 Citations1991Anoop Gupta, John L. Hennessy +3 more
Quantifying Behavioral Differences Between C and C++ Programs
174 Citations1994Brad Calder, Dirk Grunwald +1 more
The results show that C++ programs exhibit behavior that is significantly different than C programs, which should be of interest to compiler writers and architecture designers who are designing systems to execute object-oriented programs.
IEEE MicroSparcle: an evolutionary processor design for large-scale multiprocessors
163 Citations1993Anant Agarwal, John Kubiatowicz +5 more
The design of the Sparcle chip, which incorporates mechanisms required for massively parallel systems in a Sparc RISC core, is described and its fine-grain computation, memory latency tolerance, and efficient message interface are discussed.
ACM SIGARCH Computer Architecture NewsSimultaneous multithreading
131 Citations1995Dean M. Tullsen, Susan J. Eggers +1 more
An architecture for simultaneous multithreading is presented that minimizes the architectural impact on a conventional superscalar design, has minimal performance impact on a single thread executing alone, and achieves significant throughput gains when running multiple threads.
Interleaving
104 Citations1994James Laudon, Anoop Gupta +1 more
It is shown that while current multiple-context designs work reasonably well for multiprocessors, they are ineffective in hiding the much shorter uniprocessor latencies using the limited parallelism found in workstation environments, and an alternative design is proposed that combines the best features of two existing approaches.
International Symposium on Computer ArchitectureCharacterization of alpha AXP performance using TP and SPEC workloads
92 Citations1994Zarka Cvetanovic, Dileep Bhandarkar
A simple model for evaluating the effects of various design tradeoffs based on the data collected by using hardware monitors is proposed and indicates that Alpha AXP takes advantage of lower cycles per instruction and cycle time to achieve a significant performance advantage.
Evaluation of multithreaded uniprocessors for commercial application environments
67 Citations1996Richard J. Eickemeyer, Ross E. Johnson +3 more
The use of coarse-grained multithreading is examined to address this important problem in uniprocessor on-line transaction processing environments where there is a natural, coarse- grained parallelism between the tasks resulting from transactions being executed concurrently, with no application software modifications required.
IEEE MicroPredicting and precluding problems with memory latency
49 Citations1994K. Boland, Apostolos Dollas
This research survey starts with the fundamentals of single-level caches and moves to the need for multilevel cache hierarchies, and looks at some of the current techniques for boosting cache performance, especially compiler-based methods for code restructuring and instruction and data prefetching.
Strategies for achieving improved processor throughput
37 Citations1991Matthew Farrens, Andrew R. Pleszkun
This paper proposes a dynamic interleaving of at most 2 instructions streams, which share the the pipelined functional units of a machine, which have the potential to significantly increase the throughput of a processor without seriously imparing the execution of either process.
Characterization of Alpha AXP performance using TP and SPEC workloads
32 Citations2002Zarka Cvetanovic, Dileep Bhandarkar
Lecture notes in computer scienceEvaluation of multithreaded processors and thread-switch policies
21 Citations1997Richard J. Eickemeyer, Ross E. Johnson +4 more
The results suggest that multithreading with a small number of active threads can significantly improve the performance of such commercial environments.